FPGA Design Engineer, Developer
Krakow, Pol
8 d. temu

Nokia is a global leader in the technologies that connect people and things. With state-of-the-art software, hardware and services for any type of network, Nokia is uniquely positioned to help communication service providers, governments, and large enterprises deliver on the promise of 5G, the Cloud and the Internet of Things.

Serving customers in over 100 countries, our research scientists and engineers continue to invent and accelerate new technologies that will increasingly transform the way people and things communicate and connect.

Nokia is an equal opportunity employer that is commited to diversity and inclusion.

At Nokia, employment decisions are made regardless of race, color, national or ethnic origin, religion, gender, sexual orientation, gender identity or expression, age, marital status, disability, protected veteran status or other characteristics protected by law.

Description :

Oversees definition, design, verification, and documentation for SoC System on a Chip development.

Define Validation Strategy and execution plans, working with stakeholders - need to understand architecture design, logic design, and system simulation.

Define module interfaces / formats for simulation & validation.

Able to work with IP teams to understand IP bug rates and weak areas to get higher coverage at SoC.

Analyzes and reviews bug, coverage and execution data with senior management to propose actions to improve overall product quality.

Responsibilities :

  • RTL coding and verification.
  • Unit test development.
  • Preparing technical documentation.
  • Active participation in specification, architecture and design definition process.
  • To work with other team members to provide technical solution and support to customers.
  • Key Qualifications :

  • Experience with high-speed digital design, synthesis, I / O planning, placement and routing
  • Knowledge on FPGA design with Verilog / SystemVerilog and / or VHDL for Intel (Altera) or Xilinx FPGA devices
  • Constraint generation, and debugging
  • Understanding of FPGA / ASIC design flow.
  • FPGA algorithm design knowledge.
  • Knowledge on verification tool and methodology of UVM, good understanding of OOP is a plus
  • Good at using lab equipment, such as oscilloscope, Logical Analyzer, Signal Analyzer, Signal Generator etc.
  • Knowledge on digital filter, frequency conversion, extraction, interpolation design, simulation and FPGA implementation
  • Be familiar with interfaces such as AXI, AMBA, Avalon etc.
  • Aplikuj
    Dodaj do ulubionych
    Usuń z ulubionych
    Mój adres email
    Klikając przycisk "Kontynuuj", wyrażam zgodę neuvoo na przetwarzanie moich danych i wysyłanie powiadomień e-mailem, zgodnie z zasadami przedstawionymi przez neuvoo. W każdej chwili mogę wycofać moją zgodę lub zrezygnować z subskrypcji.
    Formularz wniosku